Concurrent Processor Asic for High Speed Path Planning
نویسنده
چکیده
For a given terrain to be traversed, it is computationally intensive to determine the fastest route between two points, and for defense or civilian emergency dispatching applications, computation time is critical. This paper reports the integration of a 24 x 25 random access array of digital processors which are programmed to model a given terrain and determine the fastest (lowest cost) path from an origination point (or a multiple of points) to all the other points on the terrain at very high speed (milliseconds for arrays up to 512 x 512). The primary purpose of this research chip is to demonstrate high speed path planning capability for tactical mobility analysis in battlefield scenarios. However such a high-speed, automated path-planning processor will find utility in a variety of settings such as autonomous vehicle navigation, intelligent vehicle highway systems, evacuation and rescue planning, and police and transportation dispatching.
منابع مشابه
Parallel Processor Array for High Speed Path Planning
The first integration of a 24 x 25 array of processors for high speed optimal path planning is reported. Based on programmed terrain costs (traversal time), the IC determines, in parallel, the fastest routes from a selected starting point(s) to all other points on a given tcrrain. The chip has hQen successfully tested at a 7 MHz clock frequency, with typical path determination requiring 230 l i...
متن کاملSystem-on-Chip Architecture for Speech Recognition
This paper proposed a system-on-chip (SOC) architecture for speech recognition which is speaker dependent. The feature extraction bases on LPC (linear predictive coefficient)-cepstrum coefficients, and template matching employs Hidden Markov Models (HMM). It does not aim to offer a sophisticated solution but rather a high speed solution. This SOC architecture includes an ASIC of LPC-cepstrum an...
متن کاملA Novel Shift and Add Algorithm for Low Power and Area Efficient Fir Filter
High-speed DSP systems are increasingly being implemented on FPGA hardware platforms. This trend is being fuelled by insurmountable ASIC project costs and the flexibility and reconfigurability advantages of FPGAs over traditional DSPs and ASICs, respectively. Very recently, Structured ASIC technology has yielded lower cost solutions to full custom ASIC by predefining several layers of silicon f...
متن کاملSystem architecture of an adaptive reconfigurable DSP computing engine
Modern digital signal processing (DSP) applications call for computationally intensive data processing at very high data rates. In order to meet the high-performance/lowcost constraints, the state-of-the-art video processor should be a programmable design which performs various tasks in video applications without sacrificing the computational power and the manufacturing cost in exchange for suc...
متن کاملSimplifying SoC design with the Customizable Control Processor Platform
With the circuit density available in today’s ASIC design systems, increased integration is possible creating more complexity in the design of a System on a Chip (SoC). IBM’s Customizable Control Processor (CCP) [1,2] addresses the new challenges facing design engineers by identifying the common features required in most SoC designs, and creating a hardened platform that can be used as a starti...
متن کامل